Method for system-level signal and power integrity modeling of high-speed electronic packages | IEEE Conference Publication | IEEE Xplore