By Topic

Design considerations for fast-settling two-stage Miller-compensated operational amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
F. A. Amoroso ; Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42C, 87036-Rende (CS), Italy ; A. Pugliese ; G. Cappuccino

The settling behavior of two-stage Miller-compensated operational amplifiers (op-amps) is investigated in this paper. The analysis aims to evaluate the real effectiveness of conventional design approaches for the settling performances optimization when op-amps are used in common SC circuits. It is shown that the existing strategies are effective only for sufficiently large values of the load capacitance to be driven by the SC circuit. In typical situations in which this condition is not satisfied, the conventional design rules to fix the element of the op-amp compensation network may be inadequate to achieve fast-settling two-stage amplifiers. Design examples in a commercial 0.35-¿m CMOS technology demonstrate that a careful strategy for the sizing of the amplifier compensation network elements can result in a significant reduction of the op-amp settling time with respect to designs in which the conventional criterion is used.

Published in:

Electronics, Circuits, and Systems, 2009. ICECS 2009. 16th IEEE International Conference on

Date of Conference:

13-16 Dec. 2009