By Topic

Custom layout strategy for rectangle-shaped log-depth multiplier reduction tree

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Kimfors, P. ; Dept. of Comput. Sci. & Eng., Chalmers Univ. of Technol., Gothenburg, Sweden ; Broman, N. ; Haraldsson, A. ; Subramaniyan, K.P.
more authors

Multiplier reduction trees that have a logarithmic logic depth generally exhibit poor regularity, in terms of how the gates are interconnected. Consequently, it is well known that partial-product reduction trees (PPRTs), such as Wallace, Dadda and TDM, are very difficult to lay out in a custom design flow. However, our previously proposed HPM scheme enabled the implementation of a PPRT that consistently uses regular interconnect patterns, without sacrificing the performance originating from the logarithmic logic depth. The original HPM layout is perfectly regular, however, it has a PPRT in the shape of a wide triangle. We now propose a custom layout strategy for the HPM scheme that leads to rectangle-shaped PPRTs that are more straightforward to reconcile with the need for a rectangular multiplier footprint. The proposed layout strategy is implemented and evaluated for a 16-bit 90-nm design.

Published in:

Electronics, Circuits, and Systems, 2009. ICECS 2009. 16th IEEE International Conference on

Date of Conference:

13-16 Dec. 2009