By Topic

Optimum wordlength determination of 8/spl times/8 IDCT architectures conforming to the IEEE standard specifications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Seehyun Kim ; Dept. of Control & Instrum. Eng., Seoul Nat. Univ., South Korea ; Wonyong Sung

Optimum wordlengths for implementing an 8/spl times/8 IDCT (inverse discrete cosine transform) algorithm have been determined for minimizing the hardware implementation cost while satisfying the IEEE standard specifications. Three different implementation architectures, which are based on the multiplier-adder, distributed arithmetic, and scaled distributed arithmetic, are used for the optimization. The fixed-point optimization utility that automatically generates the fixed-point simulation model of a floating-point C program has been used. The optimization results show that the internal wordlength can be reduced substantially when compared with the previously known IDCT implementations.

Published in:

Signals, Systems and Computers, 1995. 1995 Conference Record of the Twenty-Ninth Asilomar Conference on  (Volume:2 )

Date of Conference:

Oct. 30 1995-Nov. 1 1995