By Topic

Efficient techniques for realizing large-size signed multipliers in FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shuli Gao ; Dept. of Electr. & Comput. Eng., R. Mil. Coll. of Canada, Kingston, ON, Canada ; Al-Khalili, D. ; Chabini, N.

This paper presents four approaches for realizing large-size signed multipliers using embedded multiplier blocks in FPGAs. These approaches include new sign-extension, segment based Baugh-Wooley, sign-magnitude-based, and multi-granular. The target platforms are Xilinx' and Altera's FPGAs. The implementation results are compared with the standard approach utilized by commercial tools. On average, a delay reduction of 21% is achieved by multi-granular approach, and area saving of about 69% in terms of number of ALUTs is obtained by the new sign-extension approach.

Published in:

Microelectronics, 2008. ICM 2008. International Conference on

Date of Conference:

14-17 Dec. 2008