By Topic

Application aspects of the Diophantine Frequency Synthesis methodology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

This work considers two aspects of the design of Diophantine frequency synthesizers which are important for wireless applications: I) the choice of DFS parameters leading to decimal frequency resolution (10m Hz) and acceptable input reference frequency, and, II) the choice of the mixer(s) used in DFS architectures and the frequency planning in the constituent PLLs that lead to high spurious free dynamic range at the output.

Published in:

Microelectronics, 2008. ICM 2008. International Conference on

Date of Conference:

14-17 Dec. 2008