By Topic

Design methodology for a reduced complexity single quantizer digital delta-sigma modulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Zhipeng Ye ; Department of Microelectronic Engineering and Tyndall National Institute, University College Cork, Ireland ; Michael Peter Kennedy

Digital delta-sigma modulators (DDSMs) usually belong to one of two classes called multi-stage noise shaping (MASH) DDSMs and single-quantizer (SQ) DDSMs. A reduced complexity (RC) MASH DDSM was proposed and its design methodology was presented. In this paper, we apply a similar design strategy to the SQ-DDSM. We show that the RC SQ-DDSM can achieve similar performance but with nearly 20% less hardware compared with the conventional SQ DDSM, when designed with our methodology.

Published in:

2008 International Conference on Microelectronics

Date of Conference:

14-17 Dec. 2008