Referenced Items are not available for this document.
In this paper, we discuss the microarchitecture, design, and verification of two IBM System z10™ I/O (input/output) chips: the z10™ hub chip, an InfiniBande host channel adapter with IBM-proprietary enhancements, and the InfiniBand memory bus adapter (MBA) chip, an InfiniBand-to-self-timed-interface fanout chip for attaching legacy I/O. Designing and verifying these chips presented many challenges. We describe our transaction- and packet-tracking concepts and the use of communication groups that emulate the behavior of logical partitions and their role in handling error and recovery cases. A novel technique has been employed to ensure that design implementation and architectural register definitions are consistent in a fully automated approach. Finally, we describe our approach to improving self-test coverage, which is based on an automated process of test-point insertion.
Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.
Published in:
IBM Journal of Research and Development
(Volume:53
,
Issue:
1
)
Date of Publication: Jan. 2009
- Page(s):
- 7:1 - 7:11
- ISSN :
- 0018-8646
- Digital Object Identifier :
- 10.1147/JRD.2009.5388584
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 April 2010
- Issue Date :
- Jan. 2009
- Sponsored by :
- IBM
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
