By Topic

The Harris video teleconferencing chip set

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Chester, D.B. ; Harris Semiconductor, Melbourne, FL, USA

The hardware portion of the Harris Semiconductor Personal Computer Multimedia System is a five chip set which implements, in conjunction with a host processor and associated software and firmware, a complete H.320 video teleconferencing capability over ISDN 2B lines. The chip set is comprised of a PAL/NTSC video encoder, a PAL/NTSC video decoder, a video codec, a bus interface and audio processor chip, and an audio codec. All five chips in the set are implemented in a 0.5 or 0.6 micron CMOS process. Each of the chips implement digital signal processing algorithms of varying levels of complexity and flexibility. These levels range from standard interpolation and decimation filter implementations found on the audio codec to dual programmable digital signal processor cores found on the bus interface and audio processor chip

Published in:

Southcon/96. Conference Record

Date of Conference:

25-27 Jun 1996