By Topic

Asynchronous Combo 4/8/12bit, 140MS/s, 0.12mm2 ADC with binary tree structure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Petrellis, N. ; Analogies S.A., Platani, Greece ; Birbas, M. ; Kikidis, J. ; Birbas, A.

A configurable asynchronous CMOS TSMC90 nm Analogue to Digital Converter (ADC) with 4, 8 or 12-bits resolution, using a binary tree structure is presented which needs very low silicon area and relatively low power consumption for its implementation. The sampling rate of the 12-bit ADC exceeds 140MS/s and requires only 0.12 mm2 of area making it appropriate for ultra wideband time-interleaved parallel ADC architectures.

Published in:

Emerging Technologies & Factory Automation, 2009. ETFA 2009. IEEE Conference on

Date of Conference:

22-25 Sept. 2009