By Topic

Spatial and temporal temperature variations in CMOS designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Janssen, J.H.J. ; NXP Semicond., Nijmegen, Netherlands ; Veendrick, H.J.M.

Due to the rapid growth in the number of transistors per chip, the power consumption of the average nMOS ASIC reached the level of one Watt, which is, in order of magnitude, about the maximum power consumption allowed for a cheap plastic package without thermal enhancements like drop-in heat spreader, fused leads or exposed pads. The internal chip temperature is the result of the combination of the chip power, the package, a possible heatsink, the application board and the airflow conditions. This requires a reasonably accurate model that includes the thermal properties of the chip, the bonds, the package and the system.

Published in:

Thermal Investigations of ICs and Systems, 2009. THERMINIC 2009. 15th International Workshop on

Date of Conference:

7-9 Oct. 2009