By Topic

Time and frequency domain analysis of integral decoupling capacitors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Goetz, M.P. ; Dept. of Test Dev., Alcoa Electron. Packaging Inc., San Diego, CA, USA

Decoupling capacitors have been designed and included in high-speed packaging systems to avoid voltage drops across the power supply caused by interconnect inductance. They are also used to reduce simultaneous switching noise between the power supply and device I/O buffers. This paper will review three different measurement methods by which these capacitors were analyzed. It will discuss the possible detriments when making both low frequency and high frequency measurements on electronic packages and surface mount chip components using commercial instruments and fixtures. Two different types of high performance electronic packages with integral decoupling capacitors were analyzed. The models derived from the measurements were included in a circuit simulation to determine the effectiveness of decoupling noise between the device drivers and the system power supply. The results will provide insight into the effectiveness or these types of capacitors used within a high-speed electronic system

Published in:

Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on  (Volume:19 ,  Issue: 3 )