By Topic

Analysis and Design of Fully Differential Gain-Boosted Op-amp for 14bit 100MS/s Pipelined Analog-to-Digital Converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Feng Wenxiao ; Beijing Microelectron. Technol. Inst., Beijing, China ; Lu Tiejun ; Wang Zongmin

This paper presents the analysis and design of high speed, high gain fully differential operational amplifier(op-amp). The op-amp is designed for sample and hold circuit of 14 bit 100 MS/s pipelined analog-to-digital converter (ADC). Both the main op-amp and the boosting op-amp are fully differential folded-cascode. The main op-amp has a switched capacitance common mode feedback circuit. The boosting op-amp is connected as a follower. The op-amp is designed in 0.18 mum CMOS process with 3.0 V power supply. Spectre simulation shows that the op-amp has the DC gain of 112 dB and the unity gain bandwidth of 1.15 GHz.

Published in:

INC, IMS and IDC, 2009. NCM '09. Fifth International Joint Conference on

Date of Conference:

25-27 Aug. 2009