Referenced Items are not available for this document.
In this paper, we design a pipelined flash Analog-to-Digital Converter (ADC) to achieve high speed using 0.18 um CMOS technology. The results obtained are presented here. The physical circuit is more compact than the previous design. Power, processing time, and area are all minimized. This design can be used for modern high speed ADC applications.
Published in:
Advances in Recent Technologies in Communication and Computing, 2009. ARTCom '09. International Conference on
Date of Conference: 27-28 Oct. 2009
- Page(s):
- 28 - 30
- E-ISBN :
- 978-0-7695-3845-7
- Print ISBN:
- 978-1-4244-5104-3
- INSPEC Accession Number:
- 10978622
- Conference Location :
- Kottayam, Kerala
- Digital Object Identifier :
- 10.1109/ARTCom.2009.111
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
