Referenced Items are not available for this document.
The Ramtron EDRAM is a 4 Mb dynamic RAM with 2 Kb static RAM cache. It is designed for 35 ns random access times, 15 ns cache cycle times with 5 ns pulse widths and includes logic functions not found on standard DRAM's. The simple solution to testing the part is a 67 to 100 MHz machine, but a more creative solution requires the use of only slightly more creative techniques. The EDRAM, while having its own unique requirements for guaranteeing proper operation, is a part that can be fully tested an standard memory test equipment capable of 30 to 5 MHz operation with an algorithmic pattern generator
Published in:
Test Conference, 1994. Proceedings., International
Date of Conference: 2-6 Oct1994
- Meeting Date :
- 02 Oct 1994-06 Oct 1994
- ISSN :
- 1089-3539
- Print ISBN:
- 0-7803-2103-0
- INSPEC Accession Number:
- 4846995
- Conference Location :
- Washington, DC
- Digital Object Identifier :
- 10.1109/TEST.1994.527972
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
