By Topic

Bridgeless boost PFC with fast dynamic response algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wei Wang ; Harbin Institute of Technology, No. 92, West Da-Zhi Street, Harbin, China ; Guihua Liu ; Dianguo Xu

In order to improve dynamic performance to load variation of PFC circuit, a digital PFC algorithm with fast dynamic response is proposed in bridgeless boost PFC. The proposed algorithm improves dynamic response by increasing voltage loop bandwidth, and uses vector rotation scheme to generate compensating harmonic signal which counteracts second order harmonic resulted from increased voltage loop bandwidth. Without adding auxiliary circuit, the fast dynamic response digital algorithm is programmed with graphical approach which corresponds to control chip. Experimental results verify that the system has fast dynamic response when the load power varies in a large-scale, the power factor reaches 0.99 and input current total harmonic distortion (THD) is lower than 10%.

Published in:

Power Electronics and Applications, 2009. EPE '09. 13th European Conference on

Date of Conference:

8-10 Sept. 2009