Skip to Main Content
In order to improve dynamic performance to load variation of PFC circuit, a digital PFC algorithm with fast dynamic response is proposed in bridgeless boost PFC. The proposed algorithm improves dynamic response by increasing voltage loop bandwidth, and uses vector rotation scheme to generate compensating harmonic signal which counteracts second order harmonic resulted from increased voltage loop bandwidth. Without adding auxiliary circuit, the fast dynamic response digital algorithm is programmed with graphical approach which corresponds to control chip. Experimental results verify that the system has fast dynamic response when the load power varies in a large-scale, the power factor reaches 0.99 and input current total harmonic distortion (THD) is lower than 10%.
Date of Conference: 8-10 Sept. 2009