By Topic

A classification of design steps and their verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ecker, W. ; Corp. Res. & Dev., Siemens AG, Munich, Germany

Hardware design using the hardware description language VHDL has to consider three independent property scales that influence the design process from an abstract level to the gate level, namely the design view, the timing aspect, and the value representation. Considering this classification, a systematic way for design steps and their verification with special emphasis on VHDL is presented in this paper

Published in:

Design Automation Conference, 1995, with EURO-VHDL, Proceedings EURO-DAC '95., European

Date of Conference:

18-22 Sep 1995