By Topic

An effective system development environment based on VHDL prototyping

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Olcoz ; Dept. of Design Technol., TGI S.A., Madrid, Spain ; L. Entrena ; L. Berrojo

This paper presents the use of VHDL prototyping as an effective basis for developing electronic (hardware and software) systems VHDL simulation is the platform on which a distributed environment for debugging the hardware and the software, that is running on the VHDL prototype, is built. To do it, the natural monitoring and observing facilities provided by a commercial VHDL simulator have been enhanced. The new environment supports the development of the complete system from the different points of view corresponding to the involved domains. To ease the task of creating a virtual prototype of the hardware, an enhancement of the natural configuration capabilities of VHDL, is also provided by a complementary tool that helps to build the prototype. The use of this new environment implies a new ESDA methodology

Published in:

Design Automation Conference, 1995, with EURO-VHDL, Proceedings EURO-DAC '95., European

Date of Conference:

18-22 Sep 1995