By Topic

Winning with Pinning in NoC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Abousamra, A. ; Comput. Sci. Dept., Univ. of Pittsburgh, Pittsburgh, PA, USA ; Melhem, R. ; Jones, A.

In chip multiprocessors (CMPs), on-chip interconnect carries data and coherence traffic exchanged between on chip cache banks. Reducing communication latency is critical for improving the performance of applications running on CMPs. Communication latency is affected by network design, cache organization, and application design. Previously proposed techniques for reducing router latency using express virtual channels or hybrid circuit switching effectively reduce communication latency. However, our analysis of communication traffic of a suite of scientific and commercial workloads on a 16-core cache coherent CMP showed low utilization of circuits due to repeated establishment and tear down of circuits. In this paper, we explore circuit pinning, an efficient way of establishing circuits that promotes higher circuit utilization, adapts to changes in communication characteristics, simplifies network control, and allows smarter routing techniques due to the stability of configured circuits. Comparison with state of the art packet switched and hybrid circuit switched interconnects across different cache organizations demonstrates the benefits of our technique.

Published in:

High Performance Interconnects, 2009. HOTI 2009. 17th IEEE Symposium on

Date of Conference:

25-27 Aug. 2009