Cart (Loading....) | Create Account
Close category search window
 

Analysis of Class DE Amplifier With Nonlinear Shunt Capacitances at Any Grading Coefficient for High \displaystyle Q and 25 \displaystyle % Duty Ratio

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sekiya, H. ; Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA ; Sagawa, N. ; Kazimierczuk, M.K.

This paper gives analytical expressions for the class disruptive effect (DE) amplifier with nonlinear shunt capacitances at any grading coefficient m of the MOSFET body junction diode at a high value of the loaded quality factor Q of the output resonant circuit, zero equivalent series resistance of all the components, and switch-on duty ratio D=0.25. No external shunt capacitance is used in the analysis of the class DE amplifier. The grading coefficient determines the degree of nonlinearity of the MOSFET shunt capacitances. When the grading coefficient is different from the design specifications, the waveforms of the switch voltages do not satisfy the class E switching conditions, reducing the power conversion efficiency. Therefore, the grading coefficient m is an important parameter to satisfy the class E switching conditions. It is shown analytically that the dc supply voltage and current are always proportional to the amplitude of the output voltage and current. The output power capability is never affected by any nonlinearity of the shunt capacitances. We obtain analytical design equations, which are validated by PSPICE simulations and laboratory experiments considered with the gate-drain capacitance effect.

Published in:

Power Electronics, IEEE Transactions on  (Volume:25 ,  Issue: 4 )

Date of Publication:

April 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.