Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A 250-622 MHz deskew and jitter-suppressed clock buffer using a frequencyand delay-locked two-loop architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Tanoi, S. ; Oki Electr. Ind. Co. Ltd., Tokyo, Japan ; Tanabe, T. ; Tgkahashi, K. ; Miyamoto, S.
more authors

Recently, several delay-locked loop (DLL) circuits for on-chip clock supply have been reported. In this paper a new 2-loop circuit has been designed for on-chip clock-supply applications which require a quick pull-in, suppressed jitter in a wide operating frequency range. The design technologies included are: 1) A 2-loop architecture in which a frequency-locked loop (FLL) is provided separately from a DLL for quick pull-in over a wide frequency range; 2) A current-mode phase detector (CMPD) used in the DLL, which makes use of a flip-flop metastability for increasing the phase-difference detecting sensitivity.

Published in:

VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on

Date of Conference:

8-10 June 1995