By Topic

A 2.25 gbytes/s 1 Mbit smart cache SRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
J. Ku ; Hewlett-Packard Co., Palo Alto, CA, USA ; S. Siu ; M. Yazdani ; Yolin Lih
more authors

The wide-word architecture is widely regionized as the next generation CPU architecture by most of the system vendors. This type of architecture requires high speed, high bandwidth second level cache memory to support it. Since the efficiency and the flexibility of the cache line transaction in between the CPU and the memory control unit would greatly affect the overall system performance, those important cache data transferring functions such as byte write, bypass, compare and swap capabilities have to be included in the second level cache to achieve the optimal performance. One of the project goals within HP wide-word program is to design a 16 K/spl times/72 synchronous, pipelined smart cache SRAM which is capable of sending out data at a rate of 2.25 Gbyte data per second.

Published in:

VLSI Circuits, 1995. Digest of Technical Papers., 1995 Symposium on

Date of Conference:

8-10 June 1995