Referenced Items are not available for this document.
A CMOS frequency generation system for W-band radars, including a phase-locked loop (PLL) (55–60 GHz) with a frequency-divided-by-2 output and an offset mixer for generation of a W-band carrier (83–90 GHz) is realized using low leakage transistors of a low cost 65-nm bulk CMOS process. The phase noise of PLL is as low as −87 and −112 dBc/Hz at 1 and 10 MHz offsets. The PLL consumes 46 mW. The total frequency generation system consumes ∼180 mW.
Published in:
VLSI Circuits, 2009 Symposium on
Date of Conference: 16-18 June 2009
- Page(s):
- 126 - 127
- E-ISBN :
- 978-4-86348-001-8
- Print ISBN:
- 978-1-4244-3307-0
- Conference Location :
- Kyoto, Japan
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
