By Topic

CMOS frequency generation system for W-band radars

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ning Zhang ; Silicon Microwave Integrated Circuits Research Group (SIMICS), Dept. of Elec. and Comp. Eng., Univ. of Florida, 32611, USA ; Kenneth, K.O

A CMOS frequency generation system for W-band radars, including a phase-locked loop (PLL) (55–60 GHz) with a frequency-divided-by-2 output and an offset mixer for generation of a W-band carrier (83–90 GHz) is realized using low leakage transistors of a low cost 65-nm bulk CMOS process. The phase noise of PLL is as low as −87 and −112 dBc/Hz at 1 and 10 MHz offsets. The PLL consumes 46 mW. The total frequency generation system consumes ∼180 mW.

Published in:

VLSI Circuits, 2009 Symposium on

Date of Conference:

16-18 June 2009