Skip to Main Content
This paper presents a class of digital true random number generators. The random number generators can be described using any digital design methodology such as HDL descriptions or logic diagrams. Hence these types of true random number generators are easily implemented in FPGAs and ASICs. Several components are presented along with implementation details and test results. These particular designs generate 32 bit random numbers but the principle is easily extended to any desired bit length.