Minimizing power consumption of static CMOS circuits by transistor sizing and input reordering | IEEE Conference Publication | IEEE Xplore