By Topic

Efficient power analysis of combinational circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Krishnamoorthy, S. ; Synopsys Inc., Mountain View, CA, USA ; Khouja, A.

Designers of low power chips are finding it increasingly useful to obtain estimates of average power consumption early in the design phase. They need a fast power estimation capability which gives reasonably accurate power estimates. In this paper, we present some ideas to obtain an efficient implementation of probabilistic power analysis for combinational circuits. These ideas are based on the observation that in order to obtain a fast implementation, it is very important to control the sizes of the Reduced Ordered Binary Decision Diagrams (ROBDDs) that are created during analysis. However, controlling sizes of ROBDDs could impact the accuracy of the result. We explore the consequences of making the trade-off between performance of the implementation and accuracy. Our experimental results illustrate that our implementation can provide estimates that are within 5% of a commonly used probabilistic method and runs 10 times faster, on average. Our method also scales very well for large circuits

Published in:

Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996

Date of Conference:

5-8 May 1996