By Topic

Forward power annotation on physical layout floor-plan

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zafalon, R. ; SGS-Thomson Microelectron., Agrate Brianza, Italy ; Guardiani, C. ; Rossi, M.C. ; Rambaldi, R.

A design methodology that provides the information about the distribution of power on the physical layout is presented in this paper. Unlike previous work, this information can be used to detect possible power distribution problems early in the design cycle. The methodology consists in creating the required links between a gate-level, probabilistic power estimation tool and a floor-planner. In this way the power consumption data can be properly localized with respect to the regioning generated on the physical layout before the actual detailed placement and routing occurs. The application of this technique to the design of a low-power IDCT circuit on a 0.5 μm sea-of-gate CMOS technology is presented in this paper, showing the considerable advantages of the proposed method

Published in:

Custom Integrated Circuits Conference, 1996., Proceedings of the IEEE 1996

Date of Conference:

5-8 May 1996