Control and synchronization scheme for parallel image processing RAM with 128 processor elements and 16-Mb DRAM | IEEE Conference Publication | IEEE Xplore