Referenced Items are not available for this document.
If ignored, power-on contention will eventually become intolerable. If ignored on current processes it will lead to increased fallout at burn-in. On future processes it may lead to fallout at the normal operating supply for a chip. Fortunately, a straightforward design solution is available which permits a chip to avoid power-on contention failures. The authors describe this design solution.
Published in:
VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on
Date of Conference: 13-15 June 1996
- Page(s):
- 22 - 23
- Meeting Date :
- 13 Jun 1996-15 Jun 1996
- Print ISBN:
- 0-7803-3339-X
- INSPEC Accession Number:
- 5443012
- Conference Location :
- Honolulu, HI, USA
- Digital Object Identifier :
- 10.1109/VLSIC.1996.507701
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
