Close category search window
 

FCL (FET coupled logic) circuit for 1.5 V, multi-GHz BiCMOS LSIs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Okamura, H. ; Syst. ASIC Div., NEC Corp., Kawasaki, Japan ; Sato, M. ; Nakamura, S. ; Kishi, S.
more authors

A BiCMOS FCL circuit using depression mode NMOS transistors is proposed. An FCL circuit operates stably at multi-GHz frequency with 1.5 V power supply using low cost silicon technologies, which has never been achieved by any other circuit techniques. The FCL logic circuits can be implemented with low voltage CMOS on a single chip.

Published in:
VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on

Date of Conference: 13-15 June 1996

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.