By Topic

Analysis of the Impact of High-Order Integrator Dynamics on SC Sigma-Delta Modulator Performances

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Andrea Pugliese ; Department of Electronics, Computer Science and Systems, University of Calabria, Cosenza, Italy ; Francesco Antonio Amoroso ; Gregorio Cappuccino ; Giuseppe Cocorullo

The impact of high-order integrator dynamics on switched-capacitor sigma-delta modulator (????M) performances is investigated in this paper. An advanced generic integrator-settling model to take into account high-order dynamic effects is presented and validated by means of transistor-level simulations of circuits implemented in a commercial 0.35 ??m CMOS technology. The model is used through the paper to carry out an exhaustive behavioral analysis for second-order single-bit ????Ms characterized by first-, second-, and third-order integrator dynamics, showing how high-order poles and zeros can affect the ????M characteristics remarkably. The proposed analysis provides useful guidelines to fix a convenient integrator poles/zeros placement in order to achieve an effective ????M design flow.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:57 ,  Issue: 3 )