By Topic

Synthesis of Multiple Rail Phase Encoding Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Andrey Mokhov ; Microelectron. Syst. Design Group, Newcastle Univ., Newcastle upon Tyne ; Crescenzo D'Alessandro ; Alex Yakovlev

Multiple rail phase encoding communication protocol has several unexploited advantages over traditional encodings. The main impediment to its use is the absence of practical and scalable implementations of controllers for phase encoded data transmission.The paper shows that phase encoding controllers belong to a wide class of circuits which convert combinatorial codes to partial orders of events and vice versa. The conventional methods of control logic synthesis are not directly applicable to this class due to the combinatorial explosion of the controllers specification. The Conditional Partial Order Graph model introduced recently is inherently suitable for specification and synthesis of these controllers as demonstrated in this work.The main focus of the paper is generation of robust and scalable area-efficient circuits for multiple rail phase encoders, decoders and repeaters. However, the proposed methodology can be applied to the larger class of controllers operating in the same code-to-sequence mode, e.g. CPU controllers, NoC routers etc.

Published in:

Asynchronous Circuits and Systems, 2009. ASYNC '09. 15th IEEE Symposium on

Date of Conference:

17-20 May 2009