Cart (Loading....) | Create Account
Close category search window
 

Investigation of active Si pitting and its impact on 0.15 and 0.30 μm n-type metal–oxide–semiconductor and p-type metal–oxide–semiconductor transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Chua, C.S. ; Chartered Semiconductor Mfg. Ltd., 60 Woodlands Industrial Park D, Street 2, Singapore 738406 ; Chor, E.F. ; Goh, F. ; See, A.
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link:http://dx.doi.org/+10.1116/1.1518972 

The causes of pitting on an active silicon surface and its impact on 0.15 and 0.30 μm n-type metal–oxide semiconductor (NMOS) and p-type metal–oxide–semiconductor (PMOS) transistors have been assessed. During polysilicon gate patterning, the gate oxide at the source/drain regions of the NMOS transistors may be etched away due to insufficient selectivity of the etch chemistry, improper etch chamber configuration, pattern density, and the adoption of dual-doped gate technology. The exposed silicon substrate has poor selectivity against the polysilicon gate, this causes Si pitting to occur on the source/drain active regions of the NMOS transistors. However, there is no significant pitting observed for the PMOS transistors due to the slower etch rate of the undoped polysilicon of the PMOS transistors. Pitting on the active areas severely degrades the device parameters, such as drive current, series resistance, and transconductance. This is worse for the 0.15 μm NMOS transistors compared to the 0.30 μm NMOS transistors. The channel resistance of the 0.30 μm transistors is much larger than any increase in the external resistance caused by the pitting. As a result, Si pitting has negligible effects on the device performance of long channel devices. © 2002 American Vacuum Society.

Published in:

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures  (Volume:20 ,  Issue: 6 )

Date of Publication:

Nov 2002

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.