By Topic

Dependence of deep submicron CMOSFET characteristics on shallow source/drain junction depth

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Kwang Myoung Rho ; Div. of Semicond. Res. & Dev., Hyundai Electron. Ind. Co. Ltd., South Korea ; Yo Hwan Koh ; Chan Kwang Park ; Seong Min Hwang
more authors

With the MOSES (Mask Oxide Sidewall Etch Scheme) process which uses a conventional i-line stepper and isotropic wet etching, CMOSFETs with fine gate patterns of 0.1 μm or less are fabricated and characterized successfully. To improve the short channel effect of 0.1 μm CMOS devices, the screening oxide is deposited before the low energy ion implantation for source/drain extensions and a two step sidewall scheme is adopted. Through the characterization of 0.1 μm CMOS devices, it is found that the screening oxide deposition scheme has a larger capability of suppressing the short channel effects than the two step sidewall scheme. In the case of 200 Å-thick screening oxide deposition, both NMOS and PMOS devices maintain good subthreshold characteristics down to 0.1 μm effective channel lengths, and show affordable drain saturation current reduction and low impact ionization rates

Published in:

Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on

Date of Conference:

6-10 Nov 1995