Referenced Items are not available for this document.
A new CMOS four-quadrant analog multiplier is presented. By means of an unique nonlinear compensation technique, the linear input range of the multiplier is extended significantly. The simulation results show that, when Vy=±3V, the nonlinear error is less than 0.94% over the ±3V input range of Vx and when Vx =±3V, the nonlinear error is less than 0.25% over the ±3V input range of Vy, with a power supply of ±5V
Published in:
Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on
Date of Conference: 6-10 Nov 1995
- Page(s):
- 135 - 136
- Meeting Date :
- 06 Nov 1995-10 Nov 1995
- Print ISBN:
- 0-7803-2624-5
- INSPEC Accession Number:
- 5262631
- Digital Object Identifier :
- 10.1109/TENCON.1995.496355
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
