By Topic

Evidence of reduced maximum lateral e-field in quasi-SOI MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chi-Man Ng ; Dept. of Electr. & Electron. Eng., Univ. of Sci. & Technol., Kowloon, Hong Kong ; C. T. Nguyen ; S. S. Wong

A novel MOSFET device structure known as Quasi-SOI (QSOI MOSFET) permits direct measurements of substrate current generated by impact ionization near the SOI drain. It is observed that QSOI devices with identical dimensions and fabricated on the same wafer as built devices have lower substrate current when subjected to the same biases. We present here simulated and experimental evidence leading to the conclusion that the lateral maximum electric field near the drain is indeed lower in QSOI devices, with important implications for enhanced reliability in true SOI MOSETs

Published in:

Microelectronics and VLSI, 1995. TENCON '95., IEEE Region 10 International Conference on

Date of Conference:

6-10 Nov 1995