By Topic

A Low-Cost Output Response Analyzer Circuit for ADC BIST

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hsin-Wen Ting ; Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan ; I-Jen Chao ; Yu-Chang Lien ; Soon-Jyh Chang
more authors

In this paper, a low-cost ADC output response analyzer (ORA) circuit for built-in self-test (BIST) application is proposed. The sine-wave histogram testing method and the basic coordinate rotation digital computer (CORDIC) technique are used to design the proposed ADC ORA circuit. The ADC's static and dynamic parameters can both be obtained using the proposed circuit. The basic CORDIC based ADC ORA circuit is designed and synthesized in a 0.18-mum technology to analyze the outputs an 8-bit ADC to verify the designs. It shows a lower area overhead compared with the fast Fourier transform (FFT) based realization.

Published in:

Testing and Diagnosis, 2009. ICTD 2009. IEEE Circuits and Systems International Conference on

Date of Conference:

28-29 April 2009