By Topic

A Low Overhead Fault Detection and Recovery Method for the Faults in Clock Generators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Karimpour Darav, N. ; Islamic Azad Univ. of Lahijan Branch, Lahijan ; Amiri, M.A. ; Ejlali, A.

In many synchronous digital systems especially those used in mobile applications, the system is exposed to sever shaking that may lead to a failure in the clock generator. In this paper we present an effective method to tolerate the faults on the clock signal that are due to defects in external oscillators. Our technique utilizes no Phase-Lock Loops (PLL), no Delay-Locked Loops (DLL) and no high frequency oscillators because of their drawbacks so that it needs neither more effort to meet Electro- Magnetic Compatibility (EMC) and requirements nor extra hardware to implement DLLs. We have formally evaluated the meta-stability of our technique. This evaluation shows that our technique reliably meets the timing requirements. Furthermore, our simulation-based fault injection experiments show that our technique can tolerate all single faults on clock sources that lead to permanent stuck-at fault and masks almost 49 percents of intermittent faults.

Published in:

Testing and Diagnosis, 2009. ICTD 2009. IEEE Circuits and Systems International Conference on

Date of Conference:

28-29 April 2009