Cart (Loading....) | Create Account
Close category search window

Low-voltage miller divide-by-three circuit integrated with a 1.5-GHz QVCO

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chen-Wei Huang ; Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan ; Shih-Hsin Chang ; Pei-Kang Tsai ; Tzuen-Hsi Huang

In this work, the integration design of a low-voltage quadrature Miller divide-by-3 circuit are proposed and targeted for the UWB RF frequency synthesizer use. Some novel circuit schematics have been proposed and designed for the low-voltage operation. The chip was fabricated by a 0.18 mum RF-CMOS technology. The function of divide-by-3 has been successfully demonstrated together with the integration of a 1.5-GHz QVCO. Due to the parasitic capacitance loading, the measured output frequency finally has shifted to 448 MHz. The measured power consumption is about 34.8 mW drawn from the 1.2 V power supply.

Published in:

Microwave Conference, 2008. APMC 2008. Asia-Pacific

Date of Conference:

16-20 Dec. 2008

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.