By Topic

A simulation tool for design error models utilizing error compression and sampling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Y. Hur ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA ; S. A. Szygenda

Digital systems design and verification becomes more difficult as the size of the system grows. To solve this problem, many CAD tools have been developed, including simulation. However, as systems increase in size and complexity, simulating the system becomes very costly, both in time and space. For most cases that use simulation, only a subset of the total possible simulation patterns is used for design verification. The paper describes a simulation tool which applies effective methodologies such as: error compression and sampling, for reducing simulation time and resources. These methods satisfy confidence level expectations for design verification using either reduced design errors or reduced test sets

Published in:

Simulation Symposium, 1996., Proceedings of the 29th Annual

Date of Conference:

8-11 Apr 1996