By Topic

Multichip packaging technology with laser-patterned interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

A multichip silicon-on-silicon packaging technology has been developed which incorporates laser-patterned thin-film interconnects. This technology is particularly suited for application in high-speed, high-power, and high-I/O systems, where its unique characteristics provide many advantages over more traditional methods. The laser-patterned thin-film interconnects allow higher I/O densities and better electrical performance than wire bonds or TAB (tape automated bonding). The face-up, thin-film eutectic die attach technique used provides much lower thermal resistance between the substrate and the chips than can be achieved with solder bump die attach. In addition, laser-patterned interconnects demonstrate superior ruggedness and fatigue resistance under thermomechanical cycling and shock. This technology has been used to produce a ten-chip memory module, samples of which have been subjected to testing by means of relevant methods of MIL-STD 883C

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:12 ,  Issue: 4 )