By Topic

Frequency doubler employing active fundamental cancellation in CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ho, S.S.K. ; Dept. of Electr. & Comput. Eng., Queen''s Univ., Kingston, ON ; Saavedra, C.E.

A novel CMOS frequency doubler circuit is presented in this paper. A common source transistor pair biased at threshold is used to rectify the input signal in both the positive and negative cycles. The rectified signals are then subtracted to generate a double frequency signal. Measurement results show that there is more than 20 dB fundamental rejection with the input power level ranging from -20 dBm to -10.3 dBm. The 3rd and 4th harmonic rejections are above 20 dB with input power up to -10 dBm without any on-chip or off-chip filtering.

Published in:

Sarnoff Symposium, 2009. SARNOFF '09. IEEE

Date of Conference:

March 30 2009-April 1 2009