Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Modeling R{-}2R Segmented-Ladder DACs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Marche, D. ; Dept. of Electr. Eng., Ecole Polytech. de Montreal, Montreal, QC, Canada ; Savaria, Y.

Although R-2R ladders are commonly used as digital-to-analog converter (DAC) cores, complete equivalent circuits are still missing from the literature for most of the configurations used in practice. In this paper, expressions for the input and output impedances of R-2R ladders are derived for current- and voltage-mode operations. In addition, since many DACs use segmentation to reach higher resolutions, the impedance expressions are also obtained for different segmentation schemes. Using these expressions, the existing current-mode model is extended to segmented architectures, and a new equivalent circuit is proposed for voltage-mode designs. This allows modeling the most common R-2R DAC designs. Simulation results produced with the proposed models are compared to measurements on two 14-bit R-2R DAC prototypes. These results demonstrate how impedance variation with code can limit the static performances of high-resolution converters.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:57 ,  Issue: 1 )