By Topic

Session 2: Process technology — high-k metal-gate integration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Colombo, Luigi ; Texas Instruments, USA ; Yoshi Tsuchiya,

There are six papers in this session on the integration of high-k/metal gates in a CMOS flow. High-k metal gate stacks have now been introduced in production for the 45nm node. Work function setting and control are still critical and will need further improvement and understanding in order to continue scaling the threshold voltage as well as fabrication of multi Vt devices using high-k metal gate stacks. This session includes an invited paper that describes chemical mechanical polishing as a critical technology enabler for the integration of metal gate electrodes with high-k materials in a gate last flow and several papers on work function control and setting using various approaches. The contributed papers provide basic understanding on the effects of various metal oxides on the SiO2/high-k interface, EOT scaling and work function control.

Published in:

Electron Devices Meeting, 2008. IEDM 2008. IEEE International

Date of Conference:

15-17 Dec. 2008