By Topic

The Optimal window-BGA Design for High-Speed SDRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Chih-Yi Huang ; Electr. Lab., Adv. Semicond. Eng., Inc., Kaohsiung ; Hung-Hsiang Cheng ; Chen-Chao Wang ; Ya-Wen Huang
more authors

The high performance window-BGA for a high speed Synchronous Dynamic Random Access Memory (SDRAM) has been designed. In this paper, power distribution system (PDS) design on IC package is discussed and studied. A appropriate PDS design will provide not only the stable power supply but also the superior current return path for signal channels. The simulation approach will cover complete Signal Integrity (SI) and Power Integrity (PI) analysis to quantify the electrical performance. The parasitical parameters of IC package including resistance, inductance and capacitance are extracted to check low frequency performance, and S-parameters are performed to observe the broad bandwidth response to ensure sufficient low transmission loss through entire operation frequency range. The PDS behavior in both frequency and time domain are characterized to make sure the PDS performance. Finally, eye diagram are analyzed to inspect overall electrical performance.

Published in:

Microsystems, Packaging, Assembly & Circuits Technology Conference, 2008. IMPACT 2008. 3rd International

Date of Conference:

22-24 Oct. 2008