By Topic

Thermal characterization of electronic devices with boundary condition independent compact models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
C. J. M. Lasance ; Philips Centre for Manuf. Technol, Eindhoven, Netherlands ; H. Vinke ; H. Rosten

The accurate prediction of operating temperatures of temperature-sensitive electronic parts at the component-, board-, and system-level is seriously hampered by the tack of reliable, standardized input data. The situation which prevails today is that component manufacturers supply to end users experimental data which characterizes the thermal behavior of packages under a set of standardized and idealized conditions. Such characterizations normally involve the junction-to-case thermal resistance or the junction-to-ambient resistance according to MIL or SEMI standards. There are several practical difficulties associated with such an approach, which will be shortly commented upon. Today, the need for more accurate junction temperature prediction becomes increasingly urgent, and the call for a precise definition of the various thermal resistances is heard by a growing number of researchers. An earlier paper discussed the pros and cons of several methods that describe the thermal behavior of electronic parts. It was concluded that none of these methods is capable of meeting the objectives that are proposed. In this paper, a novel approach is introduced, based on the derivation of a simple resistance network starting from a detailed model, using optimization techniques. The proposed method is applied to two cases:a so-called “validation” chip, functioning as a benchmark for the software that is used to generate the detailed model; and a 208-PQFP component. It is demonstrated that it is possible to create a compact model comprising a simple resistance network, representing the detailed model to a high accuracy, which is independent of the boundary conditions

Published in:

IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A  (Volume:18 ,  Issue: 4 )