By Topic

Impact of runtime leakage reduction techniques on delay and power sensitivity under effective channel length variations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sudip Roy ; Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, India ; Ajit Pal

As the fabrication process technology has moved from submicron to deep submicron region, it has become essential to minimize the leakage power and the variability of the design parameters such as delay and leakage. Although dual-Vt approach has been proposed for runtime leakage power reduction significantly without compromise in performance, it suffers from the limitation of complex fabrication process and higher sensitivity to process parameter variations with consequent effect on parametric yield. In this paper we have proposed a novel approach, which combines judicious use of sizing and an optimal single-Vt to achieve leakage power reduction comparable to that of dual-Vt , but less sensitive to process parameter variations, which has been established by extensive Monte-Carlo simulation experiments.

Published in:

TENCON 2008 - 2008 IEEE Region 10 Conference

Date of Conference:

19-21 Nov. 2008