By Topic

Signal Power Integrity and Design Consideration in Package Modeling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jin Zhao ; Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA 95054-1549, USA, ; Edward K. Chan

Package electrical modeling is very critical for evaluating system level performance in high speed system design. The properties of the model, for example, the valid frequency range, the accuracy of the model and the complexity of the model, directly affect the simulation results and simulation time. The model should capture enough package electrical behavior to enable accurate signal and power integrity analysis and guide design improvements. This paper presents a thorough review of the challenges in package modeling related with both signal and power integrity. Feasible solutions are presented with practical package modeling examples.

Published in:

Electronics Packaging Technology Conference, 2008. EPTC 2008. 10th

Date of Conference:

9-12 Dec. 2008