Referenced Items are not available for this document.
An architecture is proposed which allows the construction of massively parallel (i.e. multibillion node, multi-trillion linked) marker propagation systems. The nodes used in this architecture allow the best intersection of markers to be found by comparing the contents of the intersection register with the descending values on the control word bus. The physical implementation consists of a silicon structure which is composed of 20000 functional planes of silicon-based circuitry, interconnected by 5 billion vertical interconnecting wires. Any node can be linked directly with any other node
Published in:
Frontiers of Massively Parallel Computation, 1988. Proceedings., 2nd Symposium on the Frontiers of
Date of Conference: 10-12 Oct 1988
- Page(s):
- 525 - 529
- Meeting Date :
- 10 Oct 1988-12 Oct 1988
- Print ISBN:
- 0-8186-5892-4
- INSPEC Accession Number:
- 3532313
- Conference Location :
- Fairfax, VA
- Digital Object Identifier :
- 10.1109/FMPC.1988.47492
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
