By Topic

Hardware Comparison of the Hash Function Candidates RADIOGATÚN, MAME, and LAKE

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
L. Henzen ; Integrated Systems Laboratory, ETH Zurich, Switzerland, E-mail: ; F. Carbognani ; N. Felber ; W. Fichtner

Several hash functions have been presented to replace previous standard hash families SHA-1 and SHA-2. Besides resistance to cryptanalysis, new candidates should feature a good flexibility to be implemented in hardware. This paper investigates the VLSI design of three emerging hash algorithms. The functions RADIOGATUN, MAME, and LAKE have been implemented and synthesized for ASIC and FPGA target devices. The achieved results point out that the fastest circuit, exceeding 600 MHz in a 0.18 ¿m CMOS technology and 300 MHz in a Xilinx Virtex-4 FPGA, is RADIOGATUN, while the 9,1 k gate equivalents (GE) implementation of MAME demonstrates the suitability of the algorithm for applications under limited resources.

Published in:

NORCHIP, 2008.

Date of Conference:

16-17 Nov. 2008